翻訳と辞書 |
Interrupt vector table : ウィキペディア英語版 | Interrupt vector table
An interrupt vector table (IVT), is a generic term for a data structure that associates a list of interrupt handlers with a list of interrupt requests in a table of interrupt vectors. While the concept is common across processor architectures, each IVT may be implemented in an architecture-specific fashion. For example, a dispatch table is one method of implementing an interrupt vector table. ==Background==
Most processors have an interrupt vector table, including chips from Infineon, Microchip〔("dsPIC33F Family Reference Manual" ) section 29.1.1 Interrupt Vector Table 〕 Atmel,〔("AVR Libc User Manual" ) section: Introduction to avr-libc's interrupt handling〕 Freescale, AMD, Intel, etc.
抄文引用元・出典: フリー百科事典『 ウィキペディア(Wikipedia)』 ■ウィキペディアで「Interrupt vector table」の詳細全文を読む
スポンサード リンク
翻訳と辞書 : 翻訳のためのインターネットリソース |
Copyright(C) kotoba.ne.jp 1997-2016. All Rights Reserved.
|
|